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A'BSTRACT 
In the prodominantly digital Defense Communication 
System (DCS), a requirement exists to coordinate 
clocks at geographically distinct nodes to handle 
switched digital traffic and provide a general 
timing capability. The characteristics of the nodal 
clocks, link equipment delay/phase relationships, 
transmission medium, and synchronization technique 
all affect system performance and must be considered 
when attempting network-wide clock alignment. This 
paper describes a program in which several experi- 
mental timing subsystem prototypes were designed, 
fabricated, and field tested using a small network of 
troposcatter and microwave digital communication links. 
This equipment was responsible for modem/radio inter- 
facing, time interval measurement, clock adjustment 
and distribution, synchronization technique, and node- 
to-node information exchange. Presented are discus- 
sions of the design approach, measurement plan, and 
performance assessment methods. Recommendations are 
made based on the findings of the test program and an 
evaluation of the design of both the hardware and soft- 
ware elements of the timing subsystem prototypes. 
INTRODUCTION 
The BCS network involves a large number of links and nodes with 
various categories of transmission media, including troposcatter 
(TRQPO) , line-of-sight microwave (LOS) , satellite, and cable. 
The variety of transmission equipment that is available now, 
or planned as part of an all-digital network, makes a complete 
and comprehensive evaluation of system performance difficult; 
therefore, an emphasis In the experimental work reported on 
here has been toward synchronfzation performance in a three 
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s ize ,  and comp exity of m i  tary commm 
eases , characterist ics of the frequency sources tha t  
i t a 1  information play a more dominant ro le  in  deter- 
e overall  effectiveness of the system. I f  the desired 
goal i s  t o  provide a synchronous non-interrupted d ig i ta l  net-  
work, then even a modest amount of clock disciplining would 
greatly ease the problem. Since each separate node would have 
a frequency/time source, it has t radi t ional ly  been considered 
paramount tha t  each be of highest quali ty t o  minimize clock-to- 
clock re la t ive  d r i f t  and maximize the time between buffer 
resets  (which interrupts d ig i t a l  t r a f f i c ) .  In practice, the 
continuous t r a f f i c  goal i s  unattainable when operating in  an 
independent clock mode; buffer resets  would s t i l l  be required. 
This places the burden on the clocks themselves and the system 
designer i s  forced t o  specify highly accurate, highly stable, 
and very costly standards. 
hundreds of nodes, the cost  i s  substantial. 
For planned networks with l i t e ra l ly  
A directed-control disciplined network res t s  the network fre-  
quency (phase) reference with one or a t  most, a few of the best  
sources while subordinate clocks are manipulated to  follow the 
characterist ics of the selected references, These manipulated 
clocks need only be lesser-quality (i.e.,  quartz) standards 
since the i r  individual frequency trends are not mapped through- 
ou t  the network. 
An  active clock control s i tuat ion must r e l y  on a timing/ 
synchronization technique t o  carry out the timing function and 
insure a stable, re l iab le  system. The focus of the Timing Sub- 
system Development program was t o  design, bui ld ,  and t e s t  
equipment to  achieve th i s  end using an existing A i r  Force net- 
work for evaluation [ 11 . Although several techniques have been 
proposed and studied [2 ]  - [6] , as yet an actual f ie ld  implemen- 
ta t ion  had not been attempted, 
This paper begins with a brief review of time transfer tech- 
niques and objectives. The microprocessor-based l ink  termina- 
t ion and processing equipment i s  described revealing the hard- 
w a r e  and software components of the system. Following an 
overview of the RADC network configuration, a summary stemming 
from laboratory experience and f ie ld  experiment findings forms 
the base on &ich relevant observations, conclusions, and 
recommendations are presented, 
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BACKGROUND 
The primary mechanism for clock comparison is the transfer of 
digital data Over links terminated by node processing equipment. 
At any node, incoming data is clocked into a buffer by signals 
derived from the receiver-demodulator bit tracki 
clock signal exhibits fluctuations and drift beh r as a re- 
sult of transmit clock variations, medium variability, and 
tracking loop dynamZcs. In a synchronous network, the received 
data is later clocked out of the buffer by the node clock and 
multiplexed or switched with other data from other terminated 
links for retransmission; the objective being to coordinate the 
collection of node cloclcs SO that buffers do not overflow or 
deplete. For normal communication, relative synchronization of 
the nodes is sufficient and the node clocks need not be phased 
identically as long as their mutual average frequency offsets 
are zero. In addition, a timekeeping function would involve 
the desire to meet the above objective with zero phase offset 
between node clocks. Combined with removal of ambiguity, 
phase-aligned clocks serve as the basis for a time-of-day 
distribution system. A scheme of this type has obvious advan- 
tages when the network is referencing universal time such as 
UTC. Time is marked at each end of the link in terms of a 
periodic Time Reference Pulse (TRP) which is synchronous with 
the high rate data clock. If ambiguity issues are ignored in 
this discussion, it can be simply stated that the time transfer 
objective is to align TRP transmissions. 
The data required in the clock control loop processor will de- 
pend on synchronization technique selected (timing algorithms 
reside in firmware) but, in general will consist of time 
measurements from two nodes, A and By of a TRP. Node B 
measures the elapsed time of the incoming TRP from node A rela- 
tive to its own clock, resulting in the quantity tA.. 
at node A the TRP from node B is measured relative to the local 
clock producing tg. Defining the clock TRP emission times on a 
reference time scale to be t ' ~  and t'B, the four parameters are: 
Similarly, 
t'A = node A transmit TRP relative to node A reference 
tg 
tIB = node B transmit TRP relative to node B reference 
tA 
= node B receive TRP relative to node A reference 
= node A receive TRP relative to node B reference 
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and TRIP a r r i v a l  time a t  node A r e l a t ive  t o  node B is: 
c”BA = t I B  - tB + J  BA 
For double-ended exchanges the clock difference is: 
= 1 / 2  (PA - tA - t I B  + 5) 
Path delay can be computed as: 
PD = 1 /2  [ (tA + tB) - (t’* + t ’ B ) ]  assuming 1ZAB ~ JBA 
A l l  parameters are t o  be interpreted as elapsed t i m e  measure- 
ments. Figure 1 i l l u s t r a t e s  these clock er ror  and path delay 
calculations f o r  single- and double-ended exchanges using 
TRP’s derived from Time Reference Information Packets (TRIP’S). 
I n  a synchronous network, incoming da ta  enters  .an elastic store 
at a rate determined by the receiver tracking loop output, 
but i s  clocked out of the s to re  a t  a rate determined by the 
loca l  node clock. Differences are aceomnodated as long as 
buffer capacity i s  not exceeded, and date i s  transmitted out of 
the  node without the need f o r  pulse s tuff ing.  
c l a s s i f i ed  as synchronous, the independent clock approach 
follows t h i s  methodology but, buffer resets are’ inevi table  
when inputloutput rates d i f f e r  without correction. 
Although not 
With the current timing subsy&tem design, implementation of the 
various timing techniques d i f f e r s  only i n  the way references 
are selected o r  combined . 
update rate, processor execution speed f o r  each technique i s  
not s ign i f icant  and, i n  each case, the  r e su l t  i s  a clock phase 
or frequency s h i f t  command t o  alter the node reference 1-pps 
signal.  Similarly, the phase control fndirect ly  a f f ec t s  
buffer  clocks causing the rate of f i l l  or deple t ion  t o  change. 
With independent clock operation, the phase s h i f t  control i s  
zeroed. 
Considering the once-per-second 
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ING SUBSYST 
The basic funct 
loc a1 ly -made timing measurements 
transmitted from connected nodes 
clock error relative to a master reference e The 
reference is dete 
information to ot 
prototypes and de 
The TS is configured of severalmodules, each with a particular 
function. Many of these modules are under the control of a 
Central Processing Unit (CFTJ) which determines the order of 
events, performs arithmetic tasks, and collects information 
for performance evaluation and general system monitoring. 
TS contains the following sections; CPU, time interval 
measurement unit, clock control and distribution, frequency 
synthesizer, multiplexers for data input and output, and other 
interface circuitry. A block diagram is shown in Figure 3 .  
Each 
NODE CONTROL COMPUTER AND SOFTWARE 
The TS is microprocessor-based equipment designed around the 
Motorola 6800 8-bit MPU and support devices. Floating point 
arithmetic functions are handled by a separate arithmetic 
processor chip. 
trol processor and I/O structure. During design, and effort 
was made to keep as much of the hardware as possible under 
computer control. This maximized the flexibility of the sys- 
tem by shifting much of the application-specific configurations 
to the software. Similar to the hardware structure, nodal 
software is divided along functional boundaries. 
tines are entered through external interrupt and relative 
asynchronism between rountine execution is controlled by a 
special interrupt dispatcher that maintains a prioritized 
queue of scheduled processes [ 7 ] .  The interrup 
nes the order of even and insures that 
gin unless certain co 
Figure 6 is a functional block diagram illustrating the 
various program modules incorporated in the TS software. 
Figures 4 and 5 depict the bus-oriented con- 
Many rou- 
itions have been sa 
The user interface to the timing subsystem consists of a 
software monitor ,and debugger that allows the operator to set 
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manipulating the set-up parameters 
tion 
Software development was made less cumbersome th 
a microcomputer development system. 
intelligent terminal to provide general communication and data- 
logging functions. Experiment set-ups can be stored on disk and 
down-loaded to the TS, 
It can also be us 
LINK TERMINATION 
Special-purpose link termination processors support the clock 
data communications through service channel multiplexers. 
These can be wired to accommodate many of the standard military 
data rates. In particular, they follow the Synchronous Data 
Link Control (SDLC) protocol. 
timing and status indicators and are of programmable length 
(typically 536 bits). 
the time interval measurement unit to mark time-of-arrival at 
the same point for each frame. 
feature indentifies the presence of bit errors. 
that critical timing information is contained in these fraaes, 
errored TRIP' s are discarded. 
Information frames contain the 
A flag detect circuit provides a pulse to 
A 16-bit cyclic redundancy check 
Due to the fact 
TIME INTERVAL MEASUREMENT 
The basic crfteria required to determine clock error is derived 
from direct measurement of once-per-second pulses from divided- 
down, buffered 5 MHz frequency standard outputs. Resolution of 
+/- 10 ns is obtained through the use of a 100 MHz counter 
with multiple output registers. 
is a transfer of timing events and control signals. 
is transferred in blocks (TRIP'S) separated by frame markers 
that emanate from each node at a rate of once-per-second. TRIP 
data format is shown in Figure 7. Time-of-arrival resolution 
is 10 ns and the date rate is 4 KHz via the service channel for 
all nodes. 
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On each connecting li 
This data 
he clock c 
control loop i s  the generation of a set of reference frequen- 
cies, derived from a S-MHz node reference, to  avoid buffer 
overflow or depletion. The unperturbed standard output i s  
called the s ta t ion  standard and the adjusted ve 
signal i s  called the node reference. A phase s ce 
implements the  correction i n  response t o  a d ig i t a l  control 
command. 
d ig i t a l  clock which supplies a 1-pps t i m e  reference t o  a l l  
equipment a t  the node, and i n  particular,  to  the  time-of- 
a r r iva l  measurement device. 
S 
The shifted output from t h i s  device then goes to  a 
TS-based performance assessment consists of storing a series 
of 10-minute averages of computed clock error,  path delay ( for  
double-ended exchanges only) , and averages of node reference 
clock vs. up t o  three external 1-pps signals. By connecting 
external pulses for  comparison, nodal d r i f t  may be compared 
t o  any other clock or, by trace-back through additional re- 
ceivers, t o  a LORAN-C signal, and ultimately, t o  U.S. National 
Time Standards. 
NETWORK CONFIGURATION 
TROPO AND LOS LINKS 
A small tandem network (three nodes, two single-ended links) 
consisting of a troposcatter and microwave l ink was  configured 
a t  W C ,  Rome, NY. The RADC test sites included modem and 
radio equipment t o  support the links. Figure 8 indicates the 
geographical layout of the sites dsed i n  the  f i e l d  test program. 
The Verona and GAFB locations were connected by a LOS l ink 
through a repeat s ta t ion at  Stockbridge (normally l e f t  unattend- 
ed). 
were used i n  conjunction w i t h  Philco-Ford LC-8D radios broad- 
casting i n  the  8 GHz region. 
138.3 ps over 25.7 m i l e s  was observed. Timing variations w e r e  
t yp ica l ly  less than 10 ns. 
. 
Philco-Ford LOS baseband modems operating a t  3.088 MHz 
A one-way medium-only delay of 
An important aspect of the l ink selection process was t o  
evaluate the performance of a fading channel when used to  
support a timing function. A t  t he  time, the Youngstown-to- 
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mation contained in the TRIP, a clock error term can be computed. 
For single-ended transfers, average path/equipment delay must 
be included t o  eliminate a phase offset  that  would otherwise be 
the result .  
A s  an example of node configuration, Figure 9 shows the connec- 
tions required at  the Verona s i t e  as middle node in  a tandem 
network. 
r e l i a b i l i t y ,  NBS-developed Frequency Measure 
(FMT's) were used to  measure the same pulses 
logging. Also, from each FMT, a decoded LORAN-C 1-pps signal 
was connected to one of the TS auxiliary inputs for direct com- 
parison to the nodal station standard,' Thus, each TS measured 
and stored the L O W - C  signal relative t o  i t s  adjusted clock; 
giving a level of redundancy. 
clock trends compared to  an unadjusted ultimate reference or,  
any other si te standard. 
MEASUREMENT AND REFERENCE FACILITIES 
In an effort  t o  improve monitorability and measurement 
This provided a means t o  evaluate 
The choice of frequency source for each TS station centered 
around availability. I f  a t  a given s i t e ,  a frequency source w a s  
not available, the TS employed i ts  own internal source to allow 
stand-alone operation, During the design phase of th i s  program, 
it w a s  anticipated that, in  certain tests, the TS's would be 
eq d with atomic standards. Therefore, space w a s  provided 
in  such units. However, two of the three TS's 
also contained VCXO's for stand-alone operation and to  compare 
the performance of these devices with higher quality standards. 
de r  this  configuration, the TS oscil lator w a s  used to  drive 
e internal synthesizer and frequency distribution system. It 
w a s  observed that  the characteristics of the quartz devices are 
quite satisfactory when operated in the slaved mode. Furthermore, 
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2 
gle  telephone te r face  was wired us g data couplers 
furnished by the  FMT's. Nodal management, setup, and paraneter 
t ransfers  were accomplished by accessing each TS individ 
Through t h i s  technique, control and management functions w 
handled by using a remote terminal and dial ing teleph 
This i s  acceptable for  a s m a l l  network but a large ne 9,  
S. 
greater than s i x  nodes) would benefit from a node management 
protocol (for the purpose of network configuration) gaining TS 
control through TRIP data packet exchanges originating from a 
single control ler  and propagating around the network. 
EXPERIMENTS 
EQUIPMENT DELAY 
The TS equipment can be used t o  measure round-trip delay i n  
modems and radios if they can be configured i n  loop-back modi. 
Actually, for the purpose of d i r ec t ly  measuring round-trip path 
and equipment delay, a loop-back through the transmission path 
with a single TS both as source and sink yields  the cumulative 
delay of a l l  l i n k  elements. Generally, a survey of individual 
delays of each piece of l i nk  equipment i s  required t o  properly 
configure an experiment. This procedure w i l l  help t o  ident i fy  
any asymmetric s ignal  propagation properties so they can be 
accommodated a t  set-up t i m e .  For double-ended exchanges, any 
difference i n  opposite-path delays w i l l  manifest i t s e l f  as a 
phase o f f se t  superimposed on clock-correction terms. Directed- 
control schemes r e l y  on frequency averaging so equipment delay 
compensations need not be included i f  frequency tracking is  the  
desired r e su l t  . 
FIELD EXPERIMENTS 
Emphasis i n  tZle experiment s e r i e s  w a s  placed on observing basic 
network synchronization through node-to-node clock e r ro r  logging. 
Time d i d  not permit more extensive evaluation of such things as: 
phase alignment, a l te rna te  tracking loop bandwidths, multiple 
stage acquisit ion s t ra teg ies ,  and t ier- type self-organizing 
timing techniques . Furthermore, due t o  l ink  equipment avail-  
a b i l i t y ,  only a tandem, single-ended exchange network configura- 
t ion  w a s  possible. 
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The Seneca on was cons 
ce ex2eriments w ed with fre- 
quency alignment, a calibration procedure determined the re la t ive  
frequency d r i f t  between the LORAN pulse and each s i te  standard. 
GAFB and Verona employed rubidium sources. 
cesium clock. Through receivers located in  each FMT. (one 
each s i t e )  LORAN-node re la t ive  frequency trends w e r e  meas 
and plotted as shown in Figure 10. S m a l l  variations are smoothed 
so the  p l o t s  represent average trends. 
a period of about eight days. 
i s  dr i f t ing  i n  the same direction. Although not usually the 
case, it was assumed that each source w a s  d r i f t ing  at  a constant 
ra te ;  short-term s t ab i l i t y  tends t o  be better for  rubidium 
sources than for  cesium clocks. Most importantly, t h i s  fre- 
quency comparison forms the basis for evaluating node perfor- 
mance, since the T S ' s  use the s i t e  standards d i rec t ly  as a t i m -  
ing source t o  drive s ta t ion interval measurement devices and 
synthesizers, and a l l  performance assessment measurements are 
made relat ive t o  each s i t e  standard. 
Youngstown used a 
Data w a s  gathered over 
Notice tha t  each s i te  standard 
Testing consisted of a ser ies  of s ix  re la t ively short experi- 
ments. Run t i m e s  varied between 24 and 48 hours. Each used 
directed control type of synchronization, one with automatic 
master selection. Typically, an experiment session proceeds 
follows : 
the 
as 
0 Select an ultimate, unadjusted reference through 
which the performance of each node can be compared. 
0 Determine the frequency offset  of each s i t e  standard 
compared t o  the ultimate reference. 
0 Configure the network for a timing experiment, includ- 
ing node parameters and connections for  evaluation 
equipment . 
0 Permit experiment t o  run for a t  leas t  24 hours so tha t  
acquisitional e f fec ts ,  and other short-term perturba- 
t ions,  do not significantly affect  the measurement 
ser ies  .,
0 Compare result ing time interval  measurements of the 
adjusted TS clock with those of each unadjusted s i t e  
standard e These measurements can be collected through 
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e e 
frequency off 
unadjusted s i t  dard (maintain 
i ty )  . 
i s  the net frequency error. Frequency co 
map be e i ther  node-to-node or node-to-ultimate refer- 
ence. 
Table 1 summarizes network performance for  each of the s ix  ex- 
periments. Experiment 4 ran with the original version of t i m e  
reference distribution including the path length counter [ 41 
Experiment 5 used master/slave for synchronization but super- 
imposed a much larger frequency offset  on the master node t o  
simulate a poor clock. 
that each TS w a s  able to  accommodate the added of fse t  which w a s  
set a t  2.8 x 10”. 
quartz VCXO in  the GAFB slave node t o  evaluate i t s  performance 
as a station standard. To the limits of available measure- 
ment capability, the quartz slave performed admirably with only 
s l igh t ly  higher short-term fluctuations e In each case, tes t  
resu l t s  show that  the network had i n  fac t ,  achieved frequency 
alignment and stable operation. For these experiments, inverse 
tracking loop noise bandwidths were 45 Hz and 450 Hz for LOS 
and TROPO l inks,  respectivexy. 
Reading across Table 1 i l l u s t r a t e s  
Experiment 6 incorporated the use of a 
CONCLUDING REMARKS 
Observations made during performance evaluation indicate tha t  
steady-state frequency tracking between geographically dis tant  
nodes w a s  achieved. By referencing an unadjusted clock, the 
re la t ive  d r i f t  of each of the nodal clocks w a s  compared. 
Experiments support conclusions from [ 81 that  timing informa- 
t ion can be successfully transferred over both LOS and TROPO 
channels. For t h i s  series of experiments, time 
surements were t r i  red direct ly  from received p a 
mu1 t iplexer h ie rar  exis ts ,  al ternate referen 
t ion schemes through MUX or  radio framing patterns, are within 
the capabilities of the existing TS design. 
461 
found t o  be qu i te  r e l i ab le  with a computed MTBF of 1400 hours 
[ l l ]  substantiated by zero failures i n  the f i e l d  er periodic 
use over a span of about s i x  months. 
based designs are par t icu lar ly  su i tab le  for  use i n  timing and 
synch applications . 
Geneyally, microprocessor- 
Considering the  somewhat r e s t r i c t ed  t e s t ing  schedule for  t h i s  
program, it is  strongly encouraged tha t  fur ther  experimenta- 
t i on  be undertaken. To investigate some of the more pressing 
issues,  additional tests should include the evaluation of :  
acquisit ion and tracking s t ra teg ies ,  single-ended vs . double- 
ended exchanges, precise time techniques, and the  level of net-  
work automation. For example, a network manag protocol 
could be eas i ly  implemented through exis t ing overhead space i n  
t h e  TRIP'S. 
monitoring purposes but would not jeopardize the  function of 
dis t r ibuted references and self-organizat ion . 
This would central ize  control for  s tar t -up and 
In mil i tary applications requiring clock control, survivabi l i ty ,  
r e l i a b i l i t y ,  maintainabili ty,  and monitorability take on much 
mre emphasis: t he  timing subsystems reported on here already 
possess these features t o  some degree. A more d i f f i c u l t  prob- 
l e m  i s  tha t  of select ing a general approach fo r  a timing 
technique, and more precisely, phase referencing o r  frequency 
alignment. A directed control  system (master/slave) i s  most 
often recommended as the best compromise, especially if one of 
t he  more urgent requirements i s  t o  eliminate d i g i t a l  t r a f f i c  
interruptions inherent i n  independent clock networks. Mutual 
synch systems are not considered good candidates fo r  DCS appli-  
cations [ 1 3 ,  [SI, [6) . Several tactical programs (JTIDS, SEEK- 
TALK) specify the  use of high quali ty frequency standards [12] 
maintaining t h a t  buffer resets w i l l  be infrequent when clocks 
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ile at the 
ive standards 
with quartz sources. 
The Timing Subsystem Development program has demonstrated that 
communication link termination, clock control and 
network synchronization and performance assessmen 
can be implemented using a single microprocessor-controlled 
device. Furthermore, there is ample evidence that the current 
design can support the interfacing and processing requirements 
for advanced testing well into the foreseeable future. 
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